Condor Currents

Highly-Parallel Atom-Detection Accelerator for...

Condor Currents ·

2026/04/01

## Episode SummaryIn this episode, we cover: - **Highly-Parallel Atom-Detection Accelerator for Tweezer-Based Neutral Atom Quantum Computers** (arXiv) - **Physical Design of UET-RVMCU: A Streamlined Open-Source RISC-V Microcontroller** (arXiv) - **SpacemiT K3 “16-core” RISC-V SoC system information and (early) benchmarks - CNX Software** (google_riscv) - **Telink TL3228 – Low-power, low-latency dual-core RISC-V wireless MCU supports Bluetooth 6.0, 802.15.4, and 2.4 GHz proprietary - CNX Software**

en-us

Per-Bank Memory Bandwidth Regulation for Predictable...

Condor Currents ·

2026/03/31

## Episode SummaryIn this episode, we cover: - **Per-Bank Memory Bandwidth Regulation for Predictable and Performant Real-Time System** (arXiv) - **Toward a Universal GPU Instruction Set Architecture: A Cross-Vendor Analysis of Hardware-Invariant Computational Primitives in Parallel Processors** (arXiv) - **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch) - **Support RAJA and Scientific Applications on RVV Architectures** (riscv_news) - **Breker

en-us

Current RISC-V CPUs Being Too Slow Causes Headaches...

Condor Currents ·

2026/03/30

## Episode SummaryIn this episode, we cover: - **Current RISC-V CPUs Being Too Slow Causes Headaches For Fedora: ~5x Slower Builds - Phoronix** (google_riscv) - **AI is stress-testing processor architectures and RISC-V fits the moment - EDN - Voice of the Engineer** (google_riscv) - **SpacemiT to launch server-class RISC-V processor following capital injection - South China Morning Post** (google_riscv) - **Europe’s RISC-V processor developer up for sale ... - eeNews Europe** (google_riscv) -

en-us

The RISC-V Vector Extensions for AI - jonpeddie.com

Condor Currents ·

2026/03/29

## Episode Summary In this episode, we cover: - **The RISC-V Vector Extensions for AI - jonpeddie.com** (google_riscv) - **SpacemiT K3 “16-core” RISC-V SoC system information and (early) benchmarks - cnx-software.com** (google_riscv) - **TUMCREATE Leads Development of Open-Source Post-Quantum Secure RISC-V Processor - thequantuminsider.com** (google_riscv) - **Alibaba XuanTie C950 – A powerful, RVA23-complaint 64-bit RISC-V core for Edge AI computing - cnx-software.com** (google_riscv) - **Ubitium

en-us

Vividnode Mobile AI Packs RISC-V Processor and 60...

Condor Currents ·

2026/03/28

## Episode SummaryIn this episode, we cover: - **Vividnode Mobile AI Packs RISC-V Processor and 60 TOPS AI Engine - LinuxGizmos.com** (google_riscv) - **Security Researchers Find Current RISC-V CPU Implementations Coming Up Short - Phoronix** (google_riscv) - **Alibaba XuanTie C950 – A powerful, RVA23-complaint 64-bit RISC-V core for Edge AI computing - CNX Software** (google_riscv) - **The next RISC-V processor frontier: AI - EDN - Voice of the Engineer** (google_riscv) - **Ubitium bets one RISC-V

en-us

TRINE: A Token-Aware, Runtime-Adaptive FPGA Inference...

Condor Currents ·

2026/03/27

## Episode Summary In this episode, we cover: - **TRINE: A Token-Aware, Runtime-Adaptive FPGA Inference Engine for Multimodal AI** (arXiv) - **2DIO: A Cache-Accurate Storage Microbenchmark** (arXiv) - **AMD's new desktop CPU oozes cache out of all 16 cores** (the_register) - **Most Read – Alibaba Risc-V CPU, Foundry revenues, Dancing robots - Electronics Weekly** (google_riscv) - **Ben C.'s Clever Compiler Imports Verilog Designs, Including a Working RISC-V CPU, Into Factorio - Hackster.io**

en-us

TorR: Towards Brain-Inspired Task-Oriented Reasoning...

Condor Currents ·

2026/03/26

## Episode SummaryIn this episode, we cover: - **TorR: Towards Brain-Inspired Task-Oriented Reasoning via Cache-Oriented Algorithm-Architecture Co-design** (arXiv) - **PRISM: Breaking the O(n) Memory Wall in Long-Context LLM Inference via O(1) Photonic Block Selection** (arXiv) - **RISC-V: The Open-Source Revolution in CPU Architecture - Design And Reuse** (google_riscv) - **RISC-V: The Open-Source Revolution in CPU Architecture - Design And Reuse** (google_arch) - **RISC-V Vector Extension:

en-us

PAI: Fast, Accurate, and Full Benchmark Performance...

Condor Currents ·

2026/03/25

## Episode Summary In this episode, we cover: - **PAI: Fast, Accurate, and Full Benchmark Performance Projection with AI** (arXiv) - **TurboMem: High-Performance Lock-Free Memory Pool with Transparent Huge Page Auto-Merging for DPDK** (arXiv) - **Reliable performance with RISC-V: Why architecture, microarchitecture and compilers must work together - eeNews Europe** (google_riscv) - **AheadComputing Introduces Breakthrough CPU Architecture for General-Purpose Computing, With Jim Keller on Board -

en-us

Alibaba delivers RISC-V server chip optimized to run...

Condor Currents ·

2026/03/24

## Episode SummaryIn this episode, we cover: - **Alibaba delivers RISC-V server chip optimized to run China’s top AI models** (the_register) - **TUMCREATE to Develop Open-Source RISC-V Processor with Integrated Post-Quantum Security - Quantum Computing Report** (google_riscv) - **TUMCREATE Leads Development of Open-Source Post-Quantum Secure RISC-V Processor - The Quantum Insider** (google_riscv) - **Alibaba launches 5nm Risc-V CPU for inference - Electronics Weekly** (google_riscv) - **Alibaba

en-us

SpacemiT K3 "16-core" RISC-V SoC system information...

Condor Currents ·

2026/03/23

## Episode SummaryIn this episode, we cover: - **SpacemiT K3 "16-core" RISC-V SoC system information and (early) benchmarks - CNX Software** (google_riscv) - **160-core RISC V Board Is The M.2 CoProcessor You Didn’t Know You Needed - Hackaday** (google_riscv) - **Using a Performance Model to Implement a Superscalar CVA6** (riscv_news) - **Alibaba Reveals XuanTie C950 RISC-V Processor - Let's Data Science** (google_riscv) - **Alibaba launches 5nm RISC-V CPU for inference - Electronics Weekly**

en-us

As Alibaba launches server-grade RISC-V CPU, Beijing...

Condor Currents ·

2026/03/22

## Episode Summary In this episode, we cover: - **As Alibaba launches server-grade RISC-V CPU, Beijing throws its weight behind ISA - theregister.com** (google_riscv) - **Breker Verification Systems and Frontgrade Gaisler Collaborate on High-Reliability RISC-V Fault Tolerant Processor Core - Business Wire** (google_riscv) - **Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition - Renesas Electronics** (google_riscv) - **MIPS Rolls Out Its First RISC-V Processor

en-us

Mitigating the Bandwidth Wall via Data-Streaming...

Condor Currents ·

2026/03/21

## Episode SummaryIn this episode, we cover: - **Mitigating the Bandwidth Wall via Data-Streaming System-Accelerator Co-Design** (arXiv) - **SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks** (arXiv) - **Performance aware shared memory hierarchy model for multicore processors - Nature** (google_arch) - **Microchip Upgrades Its Mi-V RV32 RISC-V Soft-Core Processor, Promises a Major Speed Boost - Hackster.io** (google_riscv) - **Risc-v Cores and

en-us

An FPGA-Based SoC Architecture with a RISC-V...

Condor Currents ·

2026/03/20

## Episode Summary In this episode, we cover: - **An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks** (arXiv) - **TurboMem: High-Performance Lock-Free Memory Pool with Transparent Huge Page Auto-Merging for DPDK** (arXiv) - **QuMA: Researchers Develop Quantum Microarchitecture that "Bridges the Gap" in Processor System Stacks - IEEE Computer Society** (google_arch) - **India unveils a homegrown dual-core 1GHz RISC-V processor, the

en-us

NVIDIA Ports CUDA to RISC-V, Betting Big on...

Condor Currents ·

2026/03/19

## Episode Summary In this episode, we cover: - **NVIDIA Ports CUDA to RISC-V, Betting Big on Open-Source ISA - TechPowerUp** (google_riscv) - **China claims to have developed the world's first AI-designed processor — LLM turned performance requests into CPU architecture - Tom's Hardware** (google_arch) - **Bit-Brick K1: Raspberry Pi 5 alternative with different CPU architecture, M.2 and PCIe support launches - Notebookcheck** (google_arch) - **AheadComputing Introduces Breakthrough CPU Architecture

en-us

Enabling RISC-V Vector Code Generation in MLIR...

Condor Currents ·

2026/03/18

## Episode Summary In this episode, we cover: - **Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings** (arXiv) - **RAGPerf: An End-to-End Benchmarking Framework for Retrieval-Augmented Generation Systems** (arXiv) - **The RISC-V Vector Extensions for AI - Jon Peddie Research** (google_riscv) - **RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint - Tom's Hardware** (google_riscv) - **Nvidia's CUDA

en-us

Special Edition: AI Silicon Trends with Ty Garribay

Condor Currents ·

2026/03/18

In this special edition of Condor Currents, Ty Garribay, CEO and founder of Condor Computing, takes over the mic to discuss the rapidly evolving AI silicon landscape. Topics covered:- Meta's aggressive MTIA chip roadmap (MTIA 300-500) with massive HBM capacity up to 512GB - The rise of SRAM-centric architectures from Cerebras, Groq, and d-Matrix - Nvidia's $20B licensing deal with Groq and its implications - The evolution of RISC-V and Andes Technology's ecosystem-building efforts - Trends in

en-us

A Scalable Open-Source QEC System with...

Condor Currents ·

2026/03/17

## Episode SummaryIn this episode, we cover: - **A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency** (arXiv) - **Dynamic Sparse Attention: Access Patterns and Architecture** (arXiv) - **SpacemiT K3 “16-core” RISC-V SoC system information and (early) benchmarks - CNX Software** (google_riscv) - **RISC-V Mentorship Taught Me the RISC-V ISA Is Far More Than a Reference Manual** (riscv_news) - **One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific

en-us

Machine Learning-Driven Intelligent Memory System...

Condor Currents ·

2026/03/16

## Episode SummaryIn this episode, we cover: - **Machine Learning-Driven Intelligent Memory System Design: From On-Chip Caches to Storage** (arXiv) - **Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs** (arXiv) - **The RISC-V Vector Extensions for AI - Jon Peddie** (google_riscv) - **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch) - **Support RAJA and Scientific Applications on RVV Architectures**

en-us

RISC-V Mentorship Taught Me the RISC-V ISA Is Far...

Condor Currents ·

2026/03/14

## Episode Summary In this episode, we cover: - **RISC-V Mentorship Taught Me the RISC-V ISA Is Far More Than a Reference Manual** (riscv_news) - **One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon** (riscv_news) - **RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint - Tom's Hardware** (google_riscv) - **Nvidia's CUDA platform now supports RISC-V — support brings open source instruction set to AI

en-us

RISC-V Mentorship Taught Me the RISC-V ISA Is Far...

Condor Currents ·

2026/03/13

## Episode Summary In this episode, we cover: - **RISC-V Mentorship Taught Me the RISC-V ISA Is Far More Than a Reference Manual** (riscv_news) - **One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon** (riscv_news) - **RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint - Tom's Hardware** (google_riscv) - **Nvidia's CUDA platform now supports RISC-V — support brings open source instruction set to AI

en-us

All Episodes

Similar Podcasts

Lead With AI

Tamara Nall

Engineering the Intelligent Enterprise

PRASAD BHONDE

Double Tap

Steven Scott, Shaun Preece, Steven...

The Good Tech Companies

HackerNoon

BlockHash

BlockHash LLC