Condor Currents

SpecBox: Speculative Sandbox Scheduling for Efficient...

Condor Currents ·

2026/07/28

## Episode SummaryIn this episode, we cover: - **SpecBox: Speculative Sandbox Scheduling for Efficient LLM Agent Serving** (arXiv) - **Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching** (arXiv) - **Conflict to Compliance: RISC-V Extension Migration Across Spec, HW, and SW** (riscv_news) - **A requiem for Optane, Intel's KV cache killer that could have eased the RAM price crunch** (the_register) - **Espressif begins mass production of

en-us

SpacemiT MUSE Pi Pro is an octa-core RISC-V SBC with...

Condor Currents ·

2026/07/27

## Episode SummaryIn this episode, we cover: - **SpacemiT MUSE Pi Pro is an octa-core RISC-V SBC with Armbian support - LinuxGizmos.com** (google_riscv) - **Modder builds 8,192-core GPU at home out of RISC-V microcontrollers — full "graphics card" draws over 2,000 watts of power, requires a 3D printer to program - Tom's Hardware** (google_riscv) - **Prompt to tape out: Autonomous AI agent builds 1.5 GHz RISC-V CPU - Adafruit** (google_riscv) - **Security Researchers Find Current RISC-V CPU

en-us

TileSight: A First-Principles Tile-Centric Analytical...

Condor Currents ·

2026/07/26

## Episode Summary In this episode, we cover: - **TileSight: A First-Principles Tile-Centric Analytical GPU Performance Model from Cores to Clusters** (arXiv) - **Black-Box Performance Evaluation of Elastic Block Storage: Contract, Rate-Limiting Model, and Software Exploration** (arXiv) - **NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC - AOL.com** (google_riscv) - **NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and

en-us

DGNA: Dissecting GPU NUMA Architecture through...

Condor Currents ·

2026/07/25

## Episode Summary In this episode, we cover: - **DGNA: Dissecting GPU NUMA Architecture through Microbenchmarking and Data Analysis** (arXiv) - **Isolation Failure From Shared Storage: Characterizing and Exploiting Page-Cache SCA Leakage Across Containers and VMs** (arXiv) - **NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC - Business Wire** (google_riscv) - **Zhihe A210 octa-core RISC-V SoC with 12 TOPS NPU powers SoM-based development board - CNX

en-us

RISC-V: The Open-Source Revolution in CPU...

Condor Currents ·

2026/07/24

## Episode SummaryIn this episode, we cover: - **RISC-V: The Open-Source Revolution in CPU Architecture - Design And Reuse** (google_arch) - **The RISC-V Vector Extensions for AI - Jon Peddie Research** (google_riscv) - **AMD Zen 7 “2028” and Zen 8 “2030” CPU Architectures Confirmed – EPYC Florence “Zen 7” To Feature Next-Gen Node, & ACE Extensions - Wccftech** (google_arch) - **China's LineShine tops supercomputer ranking with all-CPU architecture - China Daily** (google_arch) - **How Did An AI

en-us

AMD reveals CPU architecture roadmap through 2028,...

Condor Currents ·

2026/07/23

## Episode SummaryIn this episode, we cover: - **AMD reveals CPU architecture roadmap through 2028, following Zen 6 'Venice' launch — Zen 7 'Florence' to de... - Yahoo Tech** (google_arch) - **AMD Zen 7 “2028” and Zen 8 “2030” CPU Architectures Confirmed – EPYC Florence “Zen 7” To Feature Next-Gen Node, DDR6 Memory & ACE Extensions - Wccftech** (google_arch) - **AheadComputing Introduces Breakthrough CPU Architecture for General-Purpose Computing, With Jim Keller on Board - TechPowerUp**

en-us

NextSilicon Productizes Arbel RISC-V Core Into...

Condor Currents ·

2026/07/21

## Episode Summary In this episode, we cover: - **NextSilicon Productizes Arbel RISC-V Core Into 64-Core Enterprise Processor - Quantum Zeitgeist** (google_arch) - **Enabling Comprehensive CWE-based Assurance for RISC-V Processors** (semiengineering) - **HW-based Methods to Dynamically Throttle AI Performance (Princeton University)** (semiengineering) - **Enabling Comprehensive CWE-based Assurance for RISC-V Processors - Semiconductor Engineering** (google_riscv) - **Buet tapes out open-source

en-us

SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor...

Condor Currents ·

2026/07/20

## Episode Summary In this episode, we cover: - **SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput** (arXiv) - **Inter-Set Correlation-Aware Replacement Policy for Energy Efficient RTM-based Caches** (arXiv) - **RISC-V vs ARM: Which Instruction Set Architecture Will Dominate the Future? - Electropages** (google_arch) - **Performance aware shared memory hierarchy model for multicore processors - Nature** (google_arch) - **Bit-Brick K1:

en-us

DSTAR: Accelerating Diffusion Transformers via...

Condor Currents ·

2026/07/19

## Episode Summary In this episode, we cover: - **DSTAR: Accelerating Diffusion Transformers via Spatial and Temporal Redundancy Reduction** (arXiv) - **StreamingQEC: Streaming Quantum Error Correction in Tightly Integrated Quantum-Classical Systems via Certified Recurrence** (arXiv) - **RISC-V Milk-V Jupiter 2 SBC Benchmarked: 60 TOPS NPU and SiFive K3 SoC - Geeky Gadgets** (google_riscv) - **Migration Using Context Cache for Multicore RISC‐V Processor - Wiley Online Library** (google_riscv) -

en-us

A Quantized Native Runtime for On-Device Semantic...

Condor Currents ·

2026/07/18

## Episode Summary In this episode, we cover: - **A Quantized Native Runtime for On-Device Semantic Audio Generation** (arXiv) - **Pattern-Guided Design Space Exploration for FPGA Accelerator Design** (arXiv) - **Evaluating and Calibrating Performance On RISC-V Vector Processors (KTH, LLNL, BSC) - Semiconductor Engineering** (google_riscv) - **RISC-V Mentorship Taught Me the RISC-V ISA Is Far More Than a Reference Manual** (riscv_news) - **CPU Instruction Set Architecture (ISA) Market - Market

en-us

Smarter and Cheaper at Once: Byte-Exact KV-Cache...

Condor Currents ·

2026/07/17

## Episode Summary In this episode, we cover: - **Smarter and Cheaper at Once: Byte-Exact KV-Cache Grafting Turns a Frozen Small Model into a Verified-Knowledge Flywheel** (arXiv) - **Valinor: Architectural Support for Fast, Energy-Efficient and Programmable Physical Memory Allocation** (arXiv) - **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch) - **Support RAJA and Scientific Applications on RVV Architectures** (riscv_news) - **Buet develops open-source

en-us

CODA: Algorithm-Hardware Co-design for Edge Video...

Condor Currents ·

2026/07/16

## Episode Summary In this episode, we cover: - **CODA: Algorithm-Hardware Co-design for Edge Video Diffusion via NMP-Enabled Compute-Cache Operator Disaggregation** (arXiv) - **Campaign Diagrams: Visualizing the March Through the Phases of a Workload** (arXiv) - **RISC-V Soft Processor System on DE10-Lite - Hackster.io** (google_riscv) - **Now you can put a SpacemiT K3 RISC-V processor in a Framework Laptop 13 - Liliputing** (google_riscv) - **Current RISC-V CPUs Being Too Slow Causes Headaches For

en-us

Full-Pipeline Inference Optimization for MiMo-V2.5...

Condor Currents ·

2026/07/15

## Episode Summary In this episode, we cover: - **Full-Pipeline Inference Optimization for MiMo-V2.5 Series: Pushing Hybrid SWA Efficiency to the Limit** (arXiv) - **Microflow: Microarchitectural Causal Observability for Deep Cross-Layer Analysis and Optimization** (arXiv) - **The key CPU architecture you've never heard of: RISC-V - Red Shark News** (google_arch) - **Initial Benchmarks Of The SpacemiT K3 RVA23 RISC-V CPU With The K3 Pico-ITX - Phoronix** (google_riscv) - **Buet develops open-source

en-us

CLIP-3D: Closed-Loop Evaluation of Performance and...

Condor Currents ·

2026/07/14

## Episode Summary In this episode, we cover: - **CLIP-3D: Closed-Loop Evaluation of Performance and Physical Constraints for 3D ICs** (arXiv) - **AtomFlow: An End-to-End FPGA-Based Control Architecture for Neutral Atom Quantum Computers** (arXiv) - **Using a Performance Model to Implement a Superscalar CVA6** (riscv_news) - **Tronlong TLT153-MiniEVM pairs quad-core Cortex-A7 processing with a Xuantie E907 RISC-V core - LinuxGizmos.com** (google_riscv) - **Ben C.'s Clever Compiler Imports Verilog

en-us

FlashAccel: Leveraging High-Bandwidth Flash for...

Condor Currents ·

2026/07/13

## Episode Summary In this episode, we cover: - **FlashAccel: Leveraging High-Bandwidth Flash for High-Throughput LLM Inference** (arXiv) - **IRONSmith: A Visual Dataflow Design Environment for AMD Ryzen AI NPUs** (arXiv) - **SpacemiT to launch server-class RISC-V processor following capital injection - South China Morning Post** (google_riscv) - **Milk-V Jupiter2 is mini PC with a SpacemiT K3 RISC-V processor - Liliputing** (google_riscv) - **AI is stress-testing processor architectures and RISC-V

en-us

STEEL: Sparsity-Aware Fused Attention for...

Condor Currents ·

2026/07/12

## Episode Summary In this episode, we cover: - **STEEL: Sparsity-Aware Fused Attention for Energy-Efficient Long-Sequence Inference on AMD's XDNA NPU** (arXiv) - **StreamDQ: Near-Memory Weight DeQuantization in Custom HBM for Scalable AI Inference Acceleration** (arXiv) - **Security Researchers Find Current RISC-V CPU Implementations Coming Up Short - Phoronix** (google_riscv) - **SiFive Upgrades P500 RISC-V IP Cores - embedded.com** (google_riscv) - **Vividnode Mobile AI Packs RISC-V Processor and

en-us

Embedded Blockchain Infrastructure Management (eBIM):...

Condor Currents ·

2026/07/11

## Episode Summary In this episode, we cover: - **Embedded Blockchain Infrastructure Management (eBIM): A RISC-V-Empowered Hardware--Software Co-Design Framework Towards Trustworthy Blockchain** (arXiv) - **Auto-DSM Under the Lens: A Black-Box Evaluation Framework for LLM-Based DSM Generation** (arXiv) - **India Launches DHRUV64, Its First 1 GHz, 64-bit Dual-Core RISC-V CPU - TechPowerUp** (google_riscv) - **Prompt to tape out: Autonomous AI agent builds 1.5 GHz RISC-V CPU - Adafruit**

en-us

HiFuzz: Hierarchical Reinforcement Learning for...

Condor Currents ·

2026/07/10

## Episode Summary In this episode, we cover: - **HiFuzz: Hierarchical Reinforcement Learning for Semantic-Aware and Adaptive CPU Fuzzing** (arXiv) - **ATLAS: Automated HLS for DL-Optimized FPGAs** (arXiv) - **NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC - Business Wire** (google_riscv) - **India unveils a homegrown dual-core 1GHz RISC-V processor, the DHRUV64 - The Register** (google_riscv) - **NextSilicon to Productize Arbel RISC-V Core Into 64-Core

en-us

Vectorizing Quantum Control: A RISC-V Vector...

Condor Currents ·

2026/07/09

## Episode Summary In this episode, we cover: - **Vectorizing Quantum Control: A RISC-V Vector Extension Architecture for Scalable Qubit Systems** (arXiv) - **Memory Scarcity, Open Models, and the Restructuring of the AI Industry, 2026-2030 -- A quantitative scenario analysis of inference economics, training-cost divergence, and infrastructure solvency** (arXiv) - **RISC-V Vector Engine Addresses 128 Qubits With One Instruction - Quantum Zeitgeist** (google_riscv) - **The RISC-V Vector Extensions

en-us

RISC-V: The Open-Source Revolution in CPU...

Condor Currents ·

2026/07/08

## Episode Summary In this episode, we cover: - **RISC-V: The Open-Source Revolution in CPU Architecture - Design And Reuse** (google_arch) - **NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC - AOL.com** (google_riscv) - **How Did An AI Agent Build a RISC V CPU Core In Just 12 Hours - IEEE Spectrum** (google_riscv) - **Zhihe A210 octa-core RISC-V SoC with 12 TOPS NPU powers SoM-based development board - CNX Software** (google_riscv) - **Modder builds

en-us

All Episodes

Similar Podcasts

Lead With AI

Tamara Nall

Elon Musk Podcast

Stage Zero

Modem Futura

Sean Leahy, Andrew Maynard

Cisco Podcast Network

Cisco

MSP Business School

MSP Business School